

UNITED STATE DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR			ATTORNEY DOCKET NO.
09/200.935	11/30/98	YANG		Y	0630-0870P
_ 002292		MMC1/0615	. –	EXAMINER	
BIRCH STEWART KOLASCH & BIRCH				JEAN PIERRE.P	
P 0 BOX 747 FALLS CHURCH VA 22040-0747				ART UNIT	PAPER NUMBER
HELO CHORCH VH 22040		0747		2819	7
				DATE MAILED	06/15/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Office Action Summary

Application No. 09/200,935

Applicant(s)

Yang

Examiner

Peguy JeanPierre

Group Art Unit 2819



$oxed{X}$ Responsive to communication(s) filed on $\underline{\textit{May 12, 200}}$			
☐ This action is FINAL .			
☐ Since this application is in condition for allowance exceed in accordance with the practice under Exparte Quayle	ept for formal matters, prosecution as to the merits is closed p. 1935 C.D. 11; 453 O.G. 213.		
is longer, from the mailing date of this communication. F	s set to expire3 month(s), or thirty days, whichever allure to respond within the period for response will cause the xtensions of time may be obtained under the provisions of		
Disposition of Claims			
	is/are pending in the application.		
Of the above, claim(s)	is/are withdrawn from consideration.		
Claim(s)			
Claim(s)			
	are subject to restriction or election requirement.		
Application Papers			
See the attached Notice of Draftsperson's Patent D	rawing Review, PTO-948.		
☐ The drawing(s) filed on is/are			
☐ The proposed drawing correction, filed on			
The specification is objected to by the Examiner.			
☐ The oath or declaration is objected to by the Exami	ner.		
Priority under 35 U.S.C. § 119			
Acknowledgement is made of a claim for foreign pr	riority under 35 U.S.C. § 119(a)-(d).		
☐ All ☐ Some* ☐ None of the CERTIFIED co			
received.			
received in Application No. (Series Code/Seri	al Number)		
received in this national stage application from	m the International Bureau (PCT Rule 17.2(a)).		
*Certified copies not received:			
Acknowledgement is made of a claim for domestic	priority under 35 U.S.C. § 119(e).		
Attachment(s)			
X Notice of References Cited, PTO-892			
☐ Information Disclosure Statement(s), PTO-1449, Pa	per No(s).		
☐ Interview Summary, PTO-413			
☐ Notice of Draftsperson's Patent Drawing Review, P	TO-948		
☐ Notice of Informal Patent Application, PTO-152			
SEE DEELCE ACTION	N ON THE FOLLOWING PAGES		
SEE UFFICE ACTION	TOIT ITIE I VELOTINES I AGES		

Application/Control Number: 09/200,935

Art Unit: 2819

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Walters (USP 4,408,272) in view of Hoffert (USP 5,502,837).

With regard to claims 1-2, Walters discloses in Figure 10 a serial to parallel converter (shift register 120) (see col. 11, lines 50-55) which converts a serial data to a parallel data having a data length of 8 bits or 16 bits (see col. 12, lines 4-7). The data length is made by a length selection circuit (35) under control of the control word stored in a control register (37) connected to the serial parallel converter. With regard to claims 16-17, Walters further disclose in Figure 1 a parallel to serial converter (shift register 20) (see col. 2, lines 44-46) which converts a parallel data to a serial data having a data length of 8 bits or 16 bits (see col. 3, lines 19-21). The data length is made by a length selection circuit (35) under control of the control word stored in a control register (37) connected to the parallel to serial converter (20). The shifting of the data length parallely or serially depends on a clock/sync generator (28) connected to the converters (20, 120) via gate (30). The system of Walters further comprises two bits L1, L0, which select the length of the data to be transmitted (see col. 7, lines 38-41).

Application/Control Number: 09/200,935

Art Unit: 2819

In considering claims 1-2 and 16-17, Walters does not teach the selection of the clock signal in response to the mode signal or the data length format. Hoffert discloses in column 6, lines 17-35, a clock signal (81) which synchronizes a counter (42) to generate clock outputs (73-75) at frequencies required for a 32, 16 or 8 bit mode signal, a multiplexer (41) which selects one of the output clocks (73-75) in relation to the data length format. Therefore, it would have been obvious to one having ordinary skill in the art to modify the system of Walters by selecting the clock signal based on the mode signal or the datalength to be processed for the benefit of sequentially shifting the desired length of data efficiently and accurately in a timely manner, thereby, improving system's synchronization.

In considering claims 5-15 and 20-34, Walters does not teach a first, a second, a third, and a fourth transfer units which include a first, a second, a third, and a fourth shift registers. It is readily admitted in the Prior art Figure 1 a clocking scheme (20, 30) coupled to a plurality of transfer units as illustrated in Figure 2 and includes a first and a second transfer units (TX1, TX2) having a first and a second shift registers having the same bit storage capacity. Shift registers are electronic circuits which are known in the art to store digital data, transmit the stored digital data or a portion of the stored digital data according to a particular setting or mode. It is further known in the art that the timing, the format (parallel or serial) in which the register transmit the stored digital data is function of the inputted clocking scheme. The clocking scheme generally has variable pulses, intervals, periods which vary according to the length of the data subjected to be transferred. Therefore, it would have been obvious to one having ordinary skill in the art to

Application/Control Number: 09/200,935 Page 4

Art Unit: 2819

modify Walters by providing the clocking scheme to the plurality of shift registers as taught by the Prior Art for the benefit of shifting a desired length of data efficiently in a timely manner.

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure. Chiba et al. (USP 5,935,237) disclose data transfer apparatuses having a variable

length format.

Response to Arguments

4. Applicant's arguments with respect to claims 1-34 have been considered but are moot in

view of the new ground(s) of rejection.

5. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Peguy JeanPierre whose telephone number is (703) 308-1968. Any inquiry

of a general nature or related to the status of this application should be directed to the Group

receptionist whose telephone number is (703) 308-0956. The Group fax number is (703) 308-

7722.

Ray TianPierre Peguy JeanPierre

June 13, 2000